

# THERMALLY ENHANCED SEMICONDUCTOR BUILD-UP PACKAGE

## FIELD OF THE INVENTION

The present invention is relating to a semiconductor package, more particularly to a thermally enhanced semiconductor build-up package with a metal carrier.

## BACKGROUND OF THE INVENTION

The chip is trending to small size and high density (having lots of terminals) for CSP (chip scale package) or FC (flip chip) package. Therefore, the intervals between adjacent contacts of die are evolved to become very small, resulting in difficulty of planting the solder balls and causing the problem of surface mounting fail. So that reliability and yield of semiconductor packages would decrease greatly, and the technology of CSP (chip scale package) or FC (flip chip) package is unable to be worked out.

In order to solve the problems mentioned above, a semiconductor package is brought up from U.S. Patent No. 6,271,469 "direct build-up layer on an encapsulated die package". As shown in Fig.1, the semiconductor build-up package 100 comprises a die 110, an encapsulating material 120 and a plurality of dielectric layers 131 and 132. The die 110 has an active surface 111 forming a plurality of contacts 114. The encapsulating material 120 covers the passive surface 112 and sides 113 of the die 110 for protecting the die 110. The surface of the encapsulating material 120 is coplanar to the active surface 111 of the die 110 for providing a planar area that is necessary for build-up package. The first dielectric layer 131 is formed on the area that is defined by the die 110 and the encapsulating material 120, such as silicon oxide or silicon nitrogen. The first dielectric layer 131 has a plurality of conductive traces 141 that are conductive metals such as copper, aluminum, or alloys thereof. The second dielectric layer 132 is formed above the first dielectric layer 131 and conductive traces 141 and has a plurality of conductive plugs 142. The conductive pads 143 are formed on the second dielectric layer 132. A conductive path is constituted by one of conductive traces 141 and the corresponding

1 conductive columns 142 for electrically connecting the contact 114 of the die 110 with  
2 the corresponding conductive pad 143. A solder mask 150 is formed on the second  
3 dielectric layer 132. Conductive pads 143 are exposed from the solder mask 150 for  
4 planting solder balls 160. Therefore, the contacts 114 of the die 110 may fan out to the  
5 conductive pads 143 through the first dielectric layer 131 and the second dielectric layer  
6 132, so that it is easy for planting the solder balls 160 and surface-mounting to PCB  
7 (print circuit board), etc. However, due to the die 110 of high density (with a lot of  
8 terminals), such as CPU chip, a mass of heat is generated from the die 110, so that the  
9 heat-dissipation of the package 100 should be improved. The encapsulating material 120  
10 is made of resin etc, that is not excellent in heat-dissipation, so that the die 110 is easy to  
11 damage because overheat causes electromigration.

#### 12 SUMMARY

13 The main object of the present invention is to provide a semiconductor build-up  
14 package. The package comprises a die, a metal carrier and a plurality of dielectric layers.  
15 The metal carrier carries the die has a surface for building up a plurality of dielectric  
16 layers in order to improve the heat-dissipation of the package.

17 The secondary object of the present invention is to provide a semiconductor build-up  
18 package with vertically conductive columns on the bonding pads of the die. The  
19 conductive columns of each dielectric layer, such as copper, aluminum or their alloys,  
20 may electrically connect with those conductive columns of adjacent dielectric layer  
21 mutually. Some of conductive columns are vertically bonded on the conductive columns  
22 of adjacent dielectric layer.

23 According to the present invention, a semiconductor build-up package comprises a  
24 die, a metal carrier and a plurality of dielectric layers. The die has an active surface with  
25 bonding pads and a passive surface. The metal carrier has a surface with a cavity for  
26 accommodating the die. It is better that the surface of the metal carrier is coplanar to the  
27 active surface of the die for providing an area that is necessary to build up a plurality of

1 dielectric layers. The dielectric layers are formed in turn on the area formed by the active  
2 surface of the die and the surface of the metal carrier. A plurality of conductive pads are  
3 formed on the surface of the dielectric layer of the most upper layer. Each dielectric layer  
4 has conductive columns for electrically connecting the corresponding bonding pads of the  
5 die with the conductive pads. The conductive columns are made of copper, aluminum or  
6 their alloys for providing electrical connection. Further, a plurality of solder balls, bumps  
7 or pins are formed on the conductive pads for surface mounting the semiconductor  
8 build-up package to a print circuit board, etc. Therefore, a semiconductor package with  
9 build-up dielectric layers is especially applied to a semiconductor package with a lot of  
10 terminals. By means of conductive traces and conductive columns, the bonding pads of  
11 the die fan out to the conductive pads with larger intervals so that it is uneasy to cause the  
12 problems of short circuit, etc while the packaging process, planting the solder balls or  
13 surface-mounting. Besides, The metal carrier is made of copper, aluminum or other  
14 metals with excellent heat-dissipation efficiency and contacts the passive surface and the  
15 sides of the die for improved heat dissipation, so the heat generated from die is dissipated  
16 fast through the metal carrier for keeping the die from damaging and acting abnormally  
17 due to overheat.

#### 18 DESCRIPTION OF THE DRAWINGS

19 Fig.1 is a cross-sectional view of a semiconductor build-up package disclosed in U.S.  
20 Patent 6,271,469 "direct build-up layer on an encapsulated die package".

21 Fig.2 is a cross-sectional view of a semiconductor build-up package in accordance  
22 with an embodiment of the present invention.

#### 23 DETAILED DESCRIPTION OF THE PRESENT INVENTION

24 Referring to the drawings attached, the present invention will be described by means  
25 of the embodiment below.

26 In an embodiment of the present invention, Fig.2 is a cross-sectional view of a  
27 semiconductor build-up package. The semiconductor package 200 comprises a die 210, a

1 metal carrier 220 and a plurality of dielectric layers 231, 232, and 233.

2 As shown in Fig.2, the die 210, made of silicon, gallium arsenide or other  
3 semiconductor material, can be one kind of memory die such as DRAM, SRAM, flash,  
4 DDR or Rambus, etc, or microcontroller, microprocessor, logic die, ASIC or  
5 radio-frequency die. The die 210 has an active surface 211, a passive surface 212 and  
6 sides 213 between thereof. A plurality of bonding pads 214 are formed on the active  
7 surface 211. The bonding pads electrically connect with the integrated circuit (not shown  
8 in drawings) of the die 210. The metal carrier 220 supports the die 210 in the build-up  
9 packaging process. There is a cavity 221 at the center of the metal carrier 220 for  
10 accommodating the die 210 so that the passive surface 212 and the sides 213 of the die  
11 210 are covered by the metal carrier 220. The metal carrier 210 is made of copper,  
12 aluminum or their alloys and provides a larger area for dissipating heat of the die 210, so  
13 a good heat-dissipation can be obtained. It is preferable that the surface 222 of the metal  
14 carrier 220 is coplanar to the active surface 211 of the die 210 to provide an enough  
15 planar area for building up dielectric layer 231,232 and 233.

16 ~~The first dielectric layer 231, the second dielectric layer 232 and the third dielectric~~  
17 ~~layer 233 are made of dielectric materials such as polyimide, epoxy, BT resin, FR-4 resin,~~  
18 ~~FR-5 resin, BCB (benzene cyclobutene) or PTFE (polytetrafluoroethylene), etc and are~~  
19 ~~formed in turn on the active surface 211 of the die 210 and the surface 222 of the metal~~  
20 ~~carrier 220. The first dielectric layer 231 formed on the active surface 211 of die 210 and~~  
21 ~~the surface 222 of metal carrier 220 has a plurality of conductive columns 241. The~~  
22 ~~conductive columns 241 are vertically bonded on the corresponding bonding pads 214 of~~  
23 ~~the die 210 for electrical connection. The second dielectric layer 232 is formed on the~~  
24 ~~first dielectric layer 231 and also has a plurality of conductive columns 242. Some of~~  
25 ~~conductive columns 242 of the second dielectric layer 232 are vertically bonded on the~~  
26 ~~conductive columns 241 of the first dielectric layer 231. The third dielectric later 233 is~~  
27 ~~formed on the second dielectric layer 232 and has a plurality of conductive columns 243.~~

AI  
Cant

1 A plurality of conductive pads 250 are formed on the third dielectric later 233. It is better  
2 that the conductive pads 250 are in grid array fashion. The conductive columns 243  
3 electrically connect with the conductive columns 242 of the second dielectric layer 232  
4 and the conductive pads 250. Some of conductive columns 243 of the third dielectric  
5 layer 233 are vertically bonded on the conductive columns 242 of the second dielectric  
6 layer 232. There are conductive traces 240 between dielectric layers 231, 232, 233 to  
7 electrically connect conductive columns 241, 242 and 243. Therefore, the bonding pads  
8 214 of the die 210 electrically connect with the corresponding conductive pads 250 on the  
9 third dielectric layer 233. The conductive columns 241, 242 and 243 are made of copper,  
10 aluminum or their alloys for providing excellent electrical connections. Besides, solder  
11 balls 260, bumps or pins are formed on the conductive pads 250 for surface-mounting the  
12 ~~semiconductor build-up package 200 to print circuit board, etc.~~

13 According to the present invention, the first dielectric layer 231, the second  
14 dielectric layer 232 and the third dielectric layer 233 of the semiconductor package 200  
15 are built up on the metal carrier 220. The bonding pads 214 of die 210 fan out to the  
16 conductive pads 250 through the conductive columns 241, 242 and 243 and conductive  
17 traces 240, so that it wouldn't cause the short circuit problems easily. Especially, the die  
18 210 is a high-density chip (having lots of terminals such as CPU chip) and even the  
19 intervals between adjacent bonding pads 214 are very small, it wouldn't cause short  
20 circuit problems while packaging process, planting the solder balls 260 or surface  
21 mounting. So that reliability of the semiconductor package 200 and production yield  
22 would increase greatly. Furthermore, the die of high-density (having lots of terminals) is  
23 easy to generate massive heat. The die 210 is contained in the cavity 221 of the metal  
24 carrier 220. The metal carrier 220 covers the passive surface 212 and sides 213 of the die  
25 210. Besides, the metal carrier 220 is made of copper, aluminum or other metals with  
26 excellent heat dissipation efficiency and contacts the die with a larger area for heat  
27 dissipating, so the heat generated from the die 210 is dissipated fast through the metal

1 carrier 220 for keeping the die from damaging due to overheat.

2 The above description of embodiments of this invention is intended to be illustrated  
3 and not limiting. Other embodiments of this invention will be obvious to those skilled in  
4 the art in view of the above disclosure.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27